AS5013-IQFT-1000【PDF 23/32 页】IC ENCODER HALL SENSOR 16-QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录60

19页 20页 21页 22页 [23页]24页 25页 26页 27页

www.ams.com/AS5013

Revision 1.11

23 - 32

AS5013

Datasheet - I睠 Registers

8.13 Hall Element Direct Read Registers (2Ah)

The AGC register controls the sensitivity of each hall element C1..C5, in order to stay in the larger dynamic range of the 12-bit ADC of the

AS5013. In order to determine the best value to be set during the AS5013 initialization, place your magnet on the 0,0 position (centered on C5

hall element), and increase the AGC value to obtain the nearest value to 2867 (= 70% of 4096).

It is possible that this value cannot be reached with small magnets or with large airgaps. In that case set AGC to 3Fh, which is the maximum

sensitivity.

8.14 Power ON

The AS5013 has a Power ON Reset (POR) cell to monitor the VDD voltage at startup and reset all the internal registers.

After the internal reset is completed, the POR cell is disabled in order to save current during normal operation.

If VDD drops below 2.7V down to 0.2V, the POR cell will not be enabled back, and the registers will not be correctly reseted or can get random

values.

Note: It is highly recommended to control the external RESETn signal by applying a LOW pulse of >100ns once VDD reached 2.7V and

VDDp reached 1.7V.

Figure 18. Power-up Sequence

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

AGC5

AGC4

AGC3

AGC2

AGC1

AGC0

R/W

Reset value: 0010 0000

External RESETn pin, and without Power on Reset (POR)

2.7V

VDDp

(>1.7V)

VDD

ESETn

>100ns

>1000us

Power on Reset (POR) only

0.2V

VDD

>1000us

Power up phase

VDD @ t=0 between

0V and 0.2V

2.7V

Power up phase

VDD @ t=0 between 0V

and 2.7V

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式